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Abstract— In this paper the inﬂuence from substrate ef-
fects on the performance of wideband SiGe HBT mixer cir-
cuits is investigated. Equivalent circuit models including
substrate networks are extracted from on-wafer test struc-
tures and compared with electromagnetic simulations. Elec-
tromagnetic simulations are also applied to predict short
distance substrate coupling eﬀects. Simulation results using
extracted equivalent circuit models and substrate coupling
networks are compared with experimental results obtained
on a wideband mixer circuit implemented in a 0.35µm, 60
GHz fT SiGe HBT BiCMOS process.
I. Introduction
Advanced SiGe HBT technologies make use of a low-
doped p substrate with a resistivity in the range of 10-
20Ω · cm. In Si-based monolithic microwave integrated cir-
cuits (MMICs) this results in a signiﬁcant high-frequency
loading of circuit nodes involving both transistors and pas-
sive elements. The non-zero dielectric constant and the
conductivity of the Si-substrate may also lead to unwanted
coupling between components that otherwise are supposed
to operate independently [1].
Equivalent circuit models suitable for predicting the
loading due to substrate eﬀects have been presented in [2],
while shielding measures to reduce substrate coupling ef-
fects have been discussed in [3]-[4]. In the past, however,
investigations of the inﬂuence of substrate eﬀects in high-
frequency integrated circuits have mainly been limited to
low-noise ampliﬁers [5]-[6], and voltage-controlled oscilla-
tors [7]. The inﬂuence of substrate eﬀects on the frequency
response of wideband SiGe HBT mixer circuits has not pre-
viously been discussed.
In this paper a combined experimental and simulation
study of the eﬀect of the substrate on wideband SiGe HBT
circuits is described. Part of the study consists of extract-
ing suitable equivalent circuit models and substrate cou-
pling networks from fabricated on-wafer test structures and
electromagnetic simulation. The equivalent circuit models
and substrate coupling networks are then used in the sim-
ulation of the wideband mixer circuit to investigate the
inﬂuence on the frequency response. Especially the im-
portance of substrate eﬀects for matching simulations to
experimental results obtained on a wideband mixer circuit
implemented in a 0.35µm, 60 GHz fT SiGe HBT BiCMOS
process will be discussed.
II. Wideband SiGe HBT Mixer Design
A. Circuit Design
The circuit schematic of the wideband SiGe HBT mixer
circuit is shown in Fig. 1. It is based on a modiﬁed Gilbert
cell topology with emitter degenerated transconductance
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Fig. 1. Circuit schematic of wideband SiGe HBT mixer based on a
modiﬁed Gilbert Cell topology.
stage and a shunt feedback stage for the load circuit assur-
ing wideband operation at all mixer ports. The principle
of strong impedance mismatch is followed throughout the
design in order to minimize the inﬂuence from parasitics
eﬀects. For the wideband SiGe HBT mixer circuit in Fig.
1 certain interconnection lines can be identiﬁed as critical
for the performance and needs careful consideration [8]. Es-
pecially, the interconnection lines providing access to the
mixer ports are typical lengthy and needs accurate mod-
eling due to their potential strong eﬀect on the matching
properties of the circuit.
B. Interconnection Line Modelling
In SiGe HBT BiCMOS technology, the metal-insulator-
semiconductor interconnect line structure results in large
capacitance to the substrate. The loss in the substrate
can not be neglected at high frequencies and should be
taken into account in the modelling of the interconnect
lines [9]. Even though the interconnect line in principle is
a distributed structure, it is assumed here that a simple
π-type model as shown in Fig. 2 is suﬃciently accurate to
model the behavior of the interconnect line.
The equivalent circuit consist of series resistance and se-
ries inductance (RLF and LLF ) representing the low fre-
quency ohmic loss and self-inductance of the line. This is
followed by a latter network which models the skin eﬀect.
The series impedance is shunted by oxide capacitors to the
substrate (Cox), and substrate resistances (Rsub). Adding
shunt capacitors (Csub) across the substrate resistances be-
comes necessary at higher frequencies to take the transition
from the slow-wave mode to the quasi-TEM mode into ac-
count [10]. The elements for the interconnect line model
are extracted from the admittance parameters for an on-
wafer test structure of a thru line de-embedded for pad
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Fig. 2. a) Interconnect line equivalent circuit model. b) Measured
(-), modelled (-o-), and simulated (-x-) S-parameters in the frequency
range from 45 MHz-40 GHz.
parasitics. The thru line have length 367µm and width
10µm and is implemented in the third metal layer located
approximately 2.5µm over the substrate. At low frequen-
cies the series resistance (RLF ) and the series inductance
(LLF ) are extracted as
RLF = 
{
−1
Y12
}
(1)
and
LLF =
1
ω

{
−1
Y12
}
(2)
respectively. The remaining elements of the latter network
is ﬁttet to the real and imaginary part of the frequency
dependent series impedance. The oxide capacitance (Cox)
and substrate resistance (Rsub) are extracted at suﬃciently
low frequencies (ω  1/(CsubRsub)) as
Cox =
−1
ω
{
1
Y11+Y12
} (3)
and
Rsub = 
{
1
Y11 + Y12
}
(4)
respectively. The substrate capacitor Csub is extracted as
Csub =
√
C2
ox
{Y11 + Y12}Rsub
−
1
ω2R2
sub
− Cox. (5)
TABLE I
Extracted elements for interconnect line model.
As shown in Fig. 2b) the extracted equivalent circuit
model accurately predicts the measured frequency depen-
dent lossy behavior of a interconnection line structure in
the frequency range from 45 MHz-40 GHz. The intercon-
nect line structure was also simulated with the electromag-
netic simulation tool Momentum in Agilent ADS. As shown
in Fig. 2b) the results from the electromagnetic simulation
accurately predict the performance of the interconnect line.
In Table. I the elements for the interconnect line model are
extracted as described above based on either measurement
or electromagnetic simulation using Momentum. The ex-
cellent agreement between the two approaches shows that
the development of scalable models for interconnect lines
can conﬁdentially be based upon electromagnetic simula-
tion.
C. Substrate Coupling Modelling
As the frequency of operation rises the coupling into the
substrate increases. This may lead to coupling between
components which otherwise are supposed to operate inde-
pendently. It is diﬃcult to design on-wafer test structures
suitable for predicting this type of coupling. Instead the
substrate coupling between nearby components can be pre-
dicted by electromagnetic simulations. In this work, the
substrate Green’s function as calculated by Agilent ADS
Momentum have been used to predict the short-distance
substrate coupling. In the Green’s function approach the
active areas on-chip are abstracted into equipotential sub-
strate ports. Substrate coupling networks between sub-
strate ports can then be extracted [1].
As an example, consider the coupling between a p+
guard ring and the collector-substrate junction for a SiGe
HBT device as shown in Fig. 3. The layer structure sim-
p-substrate
Vi
p+ guard ring
field implant layer
Fig. 3. Example of substrate coupling between p+ guard ring and
the collector-substrate junction for a SiGe HBT device.
Parameter Extracted Value Extracted Value
(Measurement) (Momentum)
RLF [Ω] 1.6 1.8
LLF [nH] 0.38 0.42
Cox [fF] 19.4 18.0
Rsub [Ω] 251.6 315.4
Csub [fF] 13.6 9.0
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Fig. 4. Inﬂuence from substrate coupling network on output admit-
tance for a SiGe HBT device model. Measurements (-), modelled with
no substrate coupling network included (-o-), modelled with substrate
coupling network included (-x-).
ulated consists of substrate ports on top of a thin p doped
ﬁeld implant layer with resistivity 1Ω − cm followed by a
710µm thick p− substrate with resistivity of 19Ω− cm. In
the simulation setup using Momentum, a voltage source ex-
citation Vi is applied to the substrate port representing the
collector-substrate junction and the guard ring is grounded
using a ground reference port. The admittance parameter
simulated can be represented as a shunt RC network. The
extracted resistance is around 802Ω and the capacitance is
around 3fF in good agreement with the values extracted
from on-wafer measurements using the method reported in
[11]. As a further veriﬁcation of the above described ap-
proach, Fig. 4 shows the improvement in the small-signal
output admittance modelling of a 8x0.35µm2 area SiGe
HBT device when including the substrate coupling network
found from electromagnetic simulation.
III. Experimental Results
The circuit was realized in a 0.35µm, 60 GHz fT SiGe
HBT BiCMOS process. The photograph of the fabricated
wideband SiGe HBT mixer circuit is shown in Fig. 5. The
current consumption was 61 mA from a ±2.5 V supply.
The characterization of the circuit were performed using
on-wafer measurements. In order to investigate the inﬂu-
ence from substrate eﬀects on the frequency response of
the wideband SiGe HBT mixer circuit two levels of simula-
tion complexity are compared. The ﬁrst level is a nominal
simulation including only SiGe HBT devices, poly resistors
and MIM capacitors. This level of simulation complex-
ity corresponds to what is normally possible with standard
SiGe HBT foundry process design kits. In the nominal
simulation the substrate networks for all components are
neglected. The second level of simulation complexity takes
the pads, critical interconnect lines, and substrate coupling
networks associated with SiGe HBT devices, poly resis-
tors, and MIM capacitors into account. The SiGe HBT
devices are modelled using the VBIC95 model with the
substrate terminals interconnected through the substrate
coupling network found from electromagnetic simulation.
As shown in Fig. 6 the high frequency roll-oﬀ observed
Fig. 5. Photograph of wideband SiGe HBT mixer (0.9x0.9mm2).
in the measured conversion gain is more closely matched
by simulations when the pads, critical interconnect lines,
and substrate coupling networks are properly taken into
account. The remaining diﬀerence is believed to be due to
the accumulated inﬂuence from interconnection lines not
yet accounted for in the simulation. Fig. 7 shows the dou-
ble sideband noise ﬁgure for the wideband active mixer.
It is observed that the nominal simulation underestimates
the noise ﬁgure at higher frequency while the complex sim-
ulation more accurately captures the increase in noise. It
is observed however, that the noise ﬁgure seems to be less
sensitive to substrate eﬀects than the frequency response
of the conversion gain.
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Fig. 6. Comparing measured (-) conversion gain with nominal sim-
ulation (-o-) and simulation with substrate networks included (-x-).
Authorized licensed use limited to: Danmarks Tekniske Informationscenter. Downloaded on January 22, 2010 at 06:32 from IEEE Xplore.  Restrictions apply. 
2 4 6 8 10 125
10
15
20
25
N
oi
se
 F
ig
ur
e 
[dB
]
RF Frequency [GHz]
Fixed IF=LO−RF=0.1 GHz
RF Power=−30 dBm
LO Power=−5 dBm 
Fig. 7. Comparing measured (-) double-sideband noise ﬁgure with
nominal simulation (-o-) and simulation with substrate networks in-
cluded (-x-).
IV. Conclusion
In this paper an investigation of substrate eﬀects on
the frequency response of wideband SiGe HBT mixer cir-
cuits was reported. As part of the investigation, equivalent
circuit models and substrate coupling networks were ex-
tracted from on-wafer test structures and electromagnetic
simulation. Nominal simulations fails to predict the roll-oﬀ
rate in the conversion gain and the increase in double side-
band noise ﬁgure at high frequencies. Inclusion of parasitic
eﬀects comprised of the extracted substrate networks were
found increasingly important at higher frequencies for the
prediction of measured results with simulations.
References
[1] R. Singh, Y. V. Tretiakov, J. B. Johnson, S. L. Sweeney, R. L.
Barry, M. Kumar, M. Erturk, J. Katzenstein, C. E. Dickey, and
D. L. Harame, “Parasitic modeling and noise mitigation in ad-
vanced RF/mixed-signal Silicon Germanium processes,” IEEE
Trans. Electron Devices, vol. 50, pp. 700–715, Nov. 2003.
[2] M. Pfost, H. M. Rein, and T. Holzwarth, “Modeling substrate
eﬀects in the design of high-speed Si-bipolar IC,” IEEE J. Solid-
State Circuits, vol. 31, pp. 1493–1501, Oct. 1996.
[3] M. Pfost, H. M. Rein, W. Steiner, and A. Sturmer, “Simulation
of substrate coupling with special regard to shielding in high-
speed Si/SiGe-bipolar IC,” in Proc. 29th European Microwave
Conference, Munich, Germany, Oct. 1999, pp. 133–136.
[4] M. Pfost, P. Brenner, T. Huttner, and A. Romanyuk, “An exper-
imental study on substrate coupling in Bipolar/BiCMOS tech-
nologies,” IEEE J. Solid-State Circuits, vol. 39, pp. 1755–1763,
Oct. 2004.
[5] J. T. Colvin, S. S. Bhatia, and K. O. Kenneth, “Eﬀect of sub-
strate resistances on LNA performance and a bondpad structure
for reducing the eﬀect in a silicon bipolar technology,” IEEE J.
Solid-State Circuits, vol. 34, pp. 1339–1344, 1999.
[6] A. Raghavan, U. Jalan, S. Chakraborty, C. Lee, J. Lasker,
E. Chen, J. Lee, J. D. Cressler, G. Freeman, and A. Joseph,
“A millimeter-wave linear low noise ampliﬁer in SiGe HBT tech-
nology with substrate parasitic model,” in Proc. European Gal-
lium Arsenide and other Compound Semiconductors Applica-
tion Symposium, Amsterdam, The Netherlands, Oct. 2004, pp.
399–402.
[7] A. Tasic and W. A. Serdijn, “Eﬀects of substrate on phase-noise
of bipolar voltage-controlled oscillators,” in IEEE International
Symposium on Circuits and Systems, 2002, pp. 819–822.
[8] H.-M. Rein and M. Mo¨ller, “Design considerations for very-high-
speed Si-bipolar IC’s operating up to 50 Gb/s,” IEEE J. Solid-
State Circuits, vol. 31, pp. 1076–1090, Aug. 1996.
[9] J. Zheng, Y. Hahm, V. K. Tripathi, and A. Weisshaar, “CAD-
oriented equivalent-circuit modeling of on-chip interconnects on
lossy Silicon substrate,” IEEE Trans. Microwave Theory Tech.,
vol. 48, pp. 1443–1451, 2000.
[10] H. Hasegawa, M. Furukawa, and H. Yanai, “Properties of mi-
crostrip line on Si-SiO2 system,” IEEE Trans. Microwave The-
ory Tech., vol. MTT-19, pp. 1443–1451, 1971.
[11] T. K. Johansen, J. Vidkjær, and V. Krozer, “Substrate eﬀects
in SiGe HBT modeling,” in Proc. European Gallium Arsenide
and other Compound Semiconductors Application Symposium,
Munich, Germany, Oct. 2003, pp. 879–882.
Authorized licensed use limited to: Danmarks Tekniske Informationscenter. Downloaded on January 22, 2010 at 06:32 from IEEE Xplore.  Restrictions apply. 
